



# N-Channel 30-V (D-S) Fast Switching MOSFET

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	$r_{DS(on)}$ ( $\Omega$ )	I <sub>D</sub> (A)		
30	0.0075 at V <sub>GS</sub> = 10 V	17.8		
	0.0082 at V <sub>GS</sub> = 4.5 V	17.0		


#### **FEATURES**

- TrenchFET<sup>®</sup> Power MOSFET
- New Low Thermal Resistance PowerPAK® Package with Low 1.07 mm Profile



- 100 % R<sub>q</sub> Tested
- Lead (Pb)-free Version is RoHS Compliant

#### PowerPAK 1212-8




Ordering Information: Si7112DN-T1

Si7112DN-T1-E3 (Lead (Pb)-free)

#### **APPLICATIONS**

· Synchronous Rectification



N-Channel MOSFET

<b>ABSOLUTE MAXIMUM RATINGS</b> T	$_{A}$ = 25 $^{\circ}$ C, unle	ss otherwise i	noted			
Parameter		Symbol	10 sec	Steady State	Unit	
Drain-Source Voltage		V <sub>DS</sub>	30		V	
Gate-Source Voltage		V <sub>GS</sub>	± 12			
Continuous Dunis Courset /T 150 °C\d	T <sub>A</sub> = 25 °C	I <sub>D</sub>	17.8	11.3		
Continuous Drain Current (T <sub>J</sub> = 150 °C) <sup>a</sup>	T <sub>A</sub> = 70 °C		14.2	9.1		
Pulsed Drain Current		I <sub>DM</sub>	60		Α	
Continuous Source Current (Diode Conduction) <sup>a</sup>		I <sub>S</sub>	3.2	1.3		
Single Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	20			
Single Avalanche Energy	L=0.11IIII	E <sub>AS</sub>			mJ	
Maniana Bana Bisala di ad	T <sub>A</sub> = 25 °C		3.8	1.5	W	
Maximum Power Dissipation <sup>a</sup>	T <sub>A</sub> = 70 °C		2.0	0.8	VV	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150			
Soldering Recommendations (Peak Temperature) <sup>b, c</sup>			260		°C	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maniana Landina ta Andria 18	t ≤ 10 sec	R <sub>thJA</sub>	24	33	°C/W
Maximum Junction-to-Ambient <sup>a</sup>	Steady State		65	81	
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	1.9	2.4	

a. Surface Mounted on 1" x 1" FR4 Board.
b. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply.

# Vishay Siliconix




<b>MOSFET SPECIFICATIONS</b> $T_J = 25$ °C, unless otherwise noted								
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
Static								
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.6		1.5	٧		
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ± 12 V			± 100	nA		
Zero Gate Voltage Drain Current	lana	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ		
Zero Gate voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			5			
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	40			Α		
	,	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 17.8 A		0.006	0.0075			
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 17 \text{ A}$		0.0065	0.0082	Ω		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 17.8 A		97		S		
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 3.2 \text{ A}, V_{GS} = 0 \text{ V}$		0.7	1.2	V		
Dynamic <sup>b</sup>			·	· II				
Input Capacitance	C <sub>iss</sub>			260		pF		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		340				
Reverse Transfer Capacitance	C <sub>rss</sub>			145				
Total Gate Charge	$Q_g$			18	27			
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 17.8 \text{ A}$		6.2		nC		
Gate-Drain Charge	$Q_{gd}$			3.1				
Gate Resistance	$R_{g}$	f = 1 MHz	0.5	1.2	1.8	Ω		
Turn-On Delay Time	t <sub>d(on)</sub>			10	15			
Rise Time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 15 $\Omega$		10	15	ns		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D\cong$ 1 A, $V_{GEN}$ = 10 V, $R_g$ = 6 $\Omega$		65	100			
Fall Time	t <sub>f</sub>			10	15			
Body Diode Reverse Recovery Time	t <sub>rr</sub>	L = 3.2 A di/dt = 100 A/vo		30	60			
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	$I_F = 3.2 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		18		nC		


#### Notes:

- a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %. b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### TYPICAL CHARACTERISTICS 25 °C unless noted














#### TYPICAL CHARACTERISTICS 25 °C unless noted



#### **On-Resistance vs. Drain Current**







3500 3000  $C_{iss}$ 2500 C - Capacitance (pF) 2000 1500 1000 500 0 5 10 0 15 20 25 30

V<sub>DS</sub> - Drain-to-Source Voltage (V)

#### Capacitance



On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage


60

## Vishay Siliconix


# VISHAY

#### TYPICAL CHARACTERISTICS 25 °C unless noted






Single Pulse Power, Junction-to-Ambient








Normalized Thermal Transient Impedance, Junction-to-Ambient



#### TYPICAL CHARACTERISTICS 25 °C unless noted



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?72864">http://www.vishay.com/ppg?72864</a>.



Vishay

### **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com